

## **RESET SIGNAL GENERATING CIRCUIT**

### **BACKGROUND OF THE INVENTION**

#### 5           1.     Field of the Invention

The present invention relates to a power-up reset circuit, and more particularly to a power-up reset circuit configured to make a reset signal insensible to variations of a power-up slope and a temperature, thereby improving  
10 stability of operations.

#### 2.     Description of the Background Art

In general, a ferroelectric random access memory (FeRAM) has a data processing speed equivalent to a dynamic  
15 random access memory (DRAM), and preserves data even when power is off.

The FeRAM is a memory having a similar tructure to the DRAM. The FeRAM employs a ferroelectric substance to form capacitors, and thus uses high remanent polarization which  
20 is a property of the ferroelectric substance. Even if electric fields are removed, data are not deleted in the FeRAM due to the remanent polarization.

The technical descriptions of the FeRAM have been disclosed in Korea Patent application No. 1998-14400 by the  
25 same inventors as the present invention. Therefore, detailed

explanations of the basic structures and operation principles of the FeRAM are omitted.

In a system using the FeRAM as a memory element, when a system controller outputs a chip enable signal to an FeRAM chip, a memory of the FeRAM chip generates a chip internal control signal for operating a memory cell of the chip according to the chip enable signal. Data are recorded on the memory cell or read according to the chip internal control signal.

When power is initially supplied to the FeRAM, the system using the FeRAM must be reset by reading data stored in a code register. The read operation in the code register is performed by using a power-up reset signal.

In a conventional reset circuit, a power-up slope of voltage considerably influences generation of a reset signal. Therefore, when power gradually increases (when the power-up slope is small), the reset signal is generated even in a lower power voltage than a reference voltage.

Fig. 1 is a circuit diagram illustrating the conventional reset circuit.

Referring to Fig. 1, the reset circuit includes a PMOS transistor T1 having its gate terminal connected to a ground voltage terminal VSS, and an NMOS transistor T2 having its gate terminal connected to receive the output from the PMOS transistor T1, and its drain and source terminals commonly

connected to the ground voltage terminal VSS. In addition,  
the reset circuit includes chained inverters INV1, INV2 and  
INV3 for sequentially inverting the output from the PMOS  
transistor T1, and a PMOS transistor T3 composing a latch  
5 with the inverter INV2.

A slope of the output signal RESET from the reset  
circuit is decided according to an RC delay time between the  
PMOS transistor T1 which is a pull-up current source having  
a channel resistance and the NMOS transistor T2 operating as  
10 a capacitor.

Accordingly, the power-up operation must be performed  
within a predetermined time to stably operate a memory chip.  
If the power-up time exceeds the predetermined time due to  
some factors generated in the code register, the data stored  
15 in the code register are destroyed.

Figs. 2 and 3 are timing diagrams showing generation  
of the reset signal when the power voltage increases on a  
fast slope and a slow slope, respectively.

As illustrated in Fig. 2, when the power voltage rises  
20 from the ground voltage level VSS to the power voltage level  
Vcc on a fast slope, the reset signal is generated over a  
predetermined voltage. Conversely, as shown in Fig. 3, when  
the power voltage gradually rises from the ground voltage  
level VSS to the power voltage level Vcc on a slow slope,  
25 the NMOS transistor T2 is precharged for a longer time than

Fig. 2, a sensing level of the NMOS transistor T2 is rapidly heightened, and thus the reset signal is generated in a low voltage.

As mentioned above, when generation of the reset  
5 signal is destabilized according to variations of the power voltage, the code register may be operated in a lower voltage than a normal voltage. When the code register is operated in a too low voltage, the data stored in the code register are mistakenly read or unstably restored, to cause  
10 failures in operations of the code register.

Moreover, properties of a semiconductor device are changed due to variations of a temperature, which destabilizes generation of the reset signal.

Fig. 4 is a diagram illustrating temperature  
15 properties of an NMOS/PMOS transistor.

As depicted in Fig. 4, when a temperature rises, a threshold voltage  $V_{tn}(-V_{tp})$  of the NMOS/PMOS transistor decreases. As a result, the transistors are turned on even in a low power voltage, to generate the reset signal.

20

#### **SUMMARY OF THE INVENTION**

The present invention is achieved to solve the above problems. Accordingly, it is a primary object of the present  
25 invention to stably generate a reset signal in a

predetermined power voltage level, regardless of a power-up slope of the power voltage.

Another object of the present invention is to stably generate a reset signal, regardless of variations of a  
5 temperature.

In order to achieve the above-described objects of the invention, there is provided a reset circuit including a power sensing stabilizing unit, a voltage adjusting unit, a feedback control unit, a self pull-up driving unit, a self  
10 pull-up bias unit and a self bias unit. The power sensing stabilizing unit senses variations of a power voltage, and outputs a signal proportional to variations of the power voltage until the power voltage reaches a specific level. The voltage adjusting unit drops the power voltage to a  
15 predetermined level, and outputs the power voltage. The feedback control unit controls the output from the power sensing stabilizing unit according to the output from the voltage adjusting unit, and generates a reset signal by pulling down the output signal from the power sensing  
20 stabilizing unit when the output from the voltage adjusting unit reaches the specific level. The self pull-up driving unit maintains a pull-down state of the output from the power sensing stabilizing unit, by pulling up the output from the voltage adjusting unit to the power voltage level  
25 after generation of the reset signal according to a self

bias gate voltage. The self pull-up bias unit outputs the self bias gate voltage according to variations of the power voltage. The self bias unit drops the self bias gate voltage from a specific self bias gate voltage level.

5

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

The present invention will become better understood with reference to the accompanying drawings which are given  
10 only by way of illustration and thus are not limitative of the present invention, wherein:

Fig. 1 is a circuit diagram illustrating a conventional reset circuit;

Fig. 2 is a timing diagram showing generation of a  
15 reset signal when a power voltage increases on a fast slope;

Fig. 3 is a timing diagram showing generation of the reset signal when the power voltage increases on a slow slope;

Fig. 4 is a diagram illustrating temperature  
20 properties of an NMOS/PMOS transistor;

Fig. 5 is a circuit diagram illustrating a reset circuit in accordance with a first embodiment of the present invention;

Fig. 6 is an operation waveform diagram of a reset  
25 signal generating unit of Fig. 5;

Fig. 7 is a circuit diagram illustrating a reset circuit in accordance with a second embodiment of the present invention;

Fig. 8a is a circuit diagram illustrating a temperature compensating circuit area of a reset circuit in accordance with a third embodiment of the present invention;

Fig. 8b is a diagram illustrating temperature properties of the temperature compensating circuit of Fig. 8a;

Fig. 9 is a circuit diagram illustrating the temperature compensating circuit in accordance with the present invention;

Fig. 10a is a circuit diagram illustrating a temperature compensating circuit area of a reset circuit in accordance with a fourth embodiment of the present invention;

Fig. 10b is a diagram illustrating temperature properties of the temperature compensating circuit of Fig. 10a; and

Fig. 11 is a circuit diagram illustrating the temperature compensating circuit in accordance with the present invention.

#### **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

Preferred embodiments of the present invention will now be described in detail with reference to the accompanying drawings.

Fig. 5 is a circuit diagram illustrating a reset circuit in accordance with a first embodiment of the present invention.

The reset circuit includes a power sensing stabilizing unit 10, a self pull-up driving unit 20, a voltage adjusting unit 30, a feedback control unit 40, a pull-up control unit 50, a self bias unit 60 and a self pull-up bias unit 70.

The power sensing stabilizing unit 10 senses variations of a power voltage  $V_{cc}$ , and outputs a signal varied identically to the power voltage  $V_{cc}$  until the power voltage  $V_{cc}$  reaches a predetermined level.

The power sensing stabilizing unit 10 includes a latch circuit 11 and NMOS transistors N3 and N4. The latch circuit 11 maintains a magnitude of the power voltage  $V_{cc}$  for a predetermined period. The latch circuit 11 includes a PMOS transistor P1 and an NMOS transistor N1 which are connected in series between a power voltage terminal  $V_{cc}$  and a node B, and which have their gate terminals connected to a node C, and a PMOS transistor P2 and an NMOS transistor N2 which are connected in series between the power voltage terminal  $V_{cc}$  and the node B, and which have their gate terminals connected to a node A. The NMOS transistor N3 is connected



between the first node A of the latch circuit 11 and a ground voltage terminal VSS, for fixing the first node A to a low level before power is supplied to the latch circuit 11. The NMOS transistor N4 is a latch enable gate which is  
5 connected between the second node B of the latch circuit 11 and the ground voltage terminal VSS, and which has its gate terminal connected to the third node C which is an output terminal of the latch circuit 11.

The self pull-up driving unit 20 pulls up a voltage of  
10 a node D to a power voltage level after generation of a reset signal, by controlling current supply to a node D according to a self bias gate voltage. That is, the self pull-up driving unit 20 restricts current supply to the node D according to the self bias gate voltage at the early stage  
15 of the operation, namely until the power voltage Vcc reaches the predetermined level. When the power voltage Vcc is over the predetermined level, the self pull-up driving unit 20 pulls up the voltage of the node D to the power voltage Vcc level by supplying current to the node D.

20 The self pull-up driving unit 20 includes a plurality of PMOS transistors P5, P6 and P7 which are connected in series between the power voltage terminal Vcc and the node D, and which have their gate terminals commonly connected to the self bias gate.

25 The voltage adjusting unit 30 drops the power voltage

Vcc to a predetermined level to be outputted to the node D, and thus decides a voltage level for generation of the reset signal. The voltage adjusting unit 30 includes a voltage micro-adjusting unit 31 and a voltage dropping unit 32. The  
5 voltage dropping unit 32 drops the power voltage Vcc in certain units Vtn. The voltage micro-adjusting unit 31 micro-adjusts current flow according to a ratio W/L of a width to length of a channel of a MOS transistor, and thus micro-adjusts the output voltage from the voltage adjusting  
10 unit 30 in smaller units than the units Vtn of the voltage dropping unit 32.

The voltage adjusting unit 30 includes a PMOS transistor P8 and an NMOS transistor N6 which are connected in series between the power voltage terminal Vcc and the  
15 node D, and which have their gate terminals connected respectively to the ground voltage terminal VSS and the drain terminal.

The feedback control unit 40 controls the output from the power sensing stabilizing unit 10 according to the  
20 output voltages from the sense pull-up driving unit 20 and the voltage adjusting unit 30. That is, when the power voltage Vcc increases and the output from the voltage adjusting unit 30 reaches a predetermined level, the feedback control unit 40 generates the reset signal by  
25 pulling down the output from the power sensing stabilizing

unit 10. In addition, the feedback control unit 40 stably maintains the output from the power sensing stabilizing unit 10 in a low level according to the output voltage from the self pull-up driving unit 20.

5           The feedback control unit 40 includes an NMOS transistor N7 which is connected between the node D and the ground voltage terminal VSS, and which has its gate terminal connected to the node C, an NMOS transistor N8 which is connected between the node C and the ground voltage terminal  
10 VSS, and which has its gate terminal connected to the node D, and an NMOS transistor N9 which has its drain and source terminals commonly connected to the node D and its gate terminal connected to the ground voltage terminal VSS.

          The pull-up control unit 50 pulls up the output  
15 voltage from the power sensing stabilizing unit 10 to the power voltage Vcc level at the initial stage of the operation, and outputs variations of the output voltage from the power sensing stabilizing unit 10 as a reset signal.

          The pull-up control unit 50 includes a PMOS transistor  
20 P3 having its drain and source terminals commonly connected to the power voltage terminal Vcc and its gate terminal connected to the node C, an inverter I1 for inverting the signal of the node C, a PMOS transistor P4 which is connected between the power voltage terminal Vcc and the  
25 node C, and which has its gate terminal connected to the

output terminal of the inverter I1, and an inverter I2 for inverting the output signal from the inverter I1 and outputting the reset signal.

The self pull-up bias unit 60 outputs the self bias  
5 gate voltage, and pulls up the voltage of the common gate terminals of the self pull-up driving unit 20 according to rise of the power voltage Vcc. The self pull-up bias unit 60 increases the gate voltage of the self pull-up driving unit 20 according to increase of the power voltage Vcc, and thus  
10 intercepts current supply to the node D by the self pull-up driving unit 20 until the power voltage Vcc reaches the specific level.

The self pull-up bias unit 60 has its source and drain terminals commonly connected to the power voltage terminal  
15 Vcc, and its gate terminal connected to the gate terminals of the self pull-up driving unit 20.

The self bias unit 70 serves as a diode for dropping the self bias gate voltage, by generating leakage current when the self bias gate voltage reaches the specific level.  
20 When the self bias gate voltage is dropped by the self bias unit 70, the gate voltage of the self pull-up driving unit 20 is also dropped. When the gate voltage of the self pull-up driving unit 20 is dropped, current is supplied to the node D by the self pull-up driving unit 20, and thus the  
25 voltage of the node D is gradually pulled up to the power

voltage  $V_{cc}$  level.

The self bias unit 70 includes an NMOS transistor N10 which is connected between the commonly-connected gate terminals of the self pull-up driving unit 20 and the ground  
5 voltage terminal  $V_{ss}$ , and which has its gate terminal commonly connected to its source terminal.

Fig. 6 is an operation waveform diagram of the reset signal generating unit of Fig. 5. The operation of the reset signal generating unit will now be described in more detail  
10 with reference to Fig. 6.

At the initial stage of the operation, the node A is fixed to a low level by the NMOS transistor N3. When the power voltage  $V_{cc}$  increases, more current is supplied to the node C by the PMOS transistor P2, to increase the voltage of  
15 the node C.

When the voltage of the node C increases to turn on the NMOS transistor N4 which is the latch enable gate, the node A stably maintains a low level, and the node C maintains a high level due to increase of the power voltage  
20  $V_{cc}$ . In addition, the NMOS transistor N7 is turned on due to the high level of the node C, and thus the node D stably has a low level.

In accordance with the present invention, the reset signal is generated due to variations of the voltage of the  
25 node C, and variations of the voltage of the node C are

decided by the voltage of the node D. Accordingly, it is very important to stably maintain the voltage of the node D in a low level until the power voltage  $V_{cc}$  reaches the predetermined level for generation of the reset signal.

5       The voltage of the node D is initially maintained in a low level by the NMOS transistors N9 and N7. However, as the power voltage  $V_{cc}$  gradually increases, the magnitude of the voltage of the node D is determined depending on current leaked from the node D by the feedback control unit 40 and  
10       current supplied to the node D by the self pull-up driving unit 20 and the voltage adjusting unit 30.

      When the power voltage  $V_{cc}$  gradually increases, more current is supplied to the node D by the voltage adjusting unit 30. The voltage adjusting unit 30 generates a voltage  
15       dropped from the power voltage  $V_{cc}$  by a predetermined level in the node D according to increase of the power voltage  $V_{cc}$ . That is, the voltage dropping unit 32 drops the power voltage  $V_{cc}$  in certain units  $V_{tn}$ , and the voltage micro-adjusting unit 31 micro-adjusts the voltage of the node D in  
20       smaller units than the certain units  $V_{tn}$ , by adjusting a size of the PMOS transistor P8.

      However, until the power voltage  $V_{cc}$  reaches the predetermined level, the node D receives current by only the voltage adjusting unit 30. The, node D maintains a low level  
25       due to current supply by the voltage adjusting unit 30 and

current leakage by the feedback control unit 40. When the voltage of the node D maintains a low level, the NMOS transistor N8 has an off state.

When the power voltage  $V_{cc}$  is over the predetermined  
5 level, the self pull-up driving unit 20 starts to supply current to the node D. When current supply by the voltage adjusting unit 30 and the self pull-up driving unit 20 is greater than current leakage by the feedback control unit 40, the voltage of the node D is transited to a high level. When  
10 the voltage of the node D is transited to a high level, the NMOS transistor N8 is turned on to pull down the voltage of the node C. When the voltage of the node C is pulled down, the pull-up control unit 50 generates the reset signal. In addition, when the voltage of the node C is pulled down, the  
15 NMOS transistor N7 is turned off, and thus current leakage of the node D by the NMOS transistor N7 is intercepted. As a result, the voltage of the node D more stably maintains a high level.

After generation of the reset signal, the voltage of  
20 the node D needs to be pulled up to the power voltage  $V_{cc}$  level to stabilize the reset signal. It is performed by the self pull-up driving unit 20.

At the initial stage of the operation, the voltage of the node D may increase due to increase of the power voltage  
25  $V_{cc}$  and leakage current by the PMOS transistors P5, P6 and

P7. When the voltage of the node D increases to turn on the NMOS transistor N8, the voltage of the node C is pulled down even in a low power voltage, to generate the reset signal.

Therefore, in order to stably maintain the voltage of the node D in a low level at the early stage of the operation, the reset circuit includes the self pull-up bias unit 60 and the self bias unit 70 for intercepting current supply to the node D by the self pull-up driving unit 20, regardless of increase of the power voltage Vcc, until the power voltage Vcc reaches the predetermined level.

The self pull-up bias unit 60 transmits the power voltage Vcc to the gate terminals of the PMOS transistors P5, P6 and P7 as an NMOS capacitor. That is, when the power voltage Vcc increases, the self pull-up bias unit 60 intercepts current supply to the node D by restricting leakage current generation in the PMOS transistors P5, P6 and P7, by increasing the gate voltages of the PMOS transistors P5, P6 and P7. However, when the power voltage Vcc increases and the self bias gate voltage reaches the specific level, the voltages of the gate terminals of the PMOS transistors P5, P6 and P7 are gradually reduced due to leakage current by the self bias unit 70. Accordingly, the PMOS transistors P5, P6 and P7 start to supply current to the node D, which rapidly increases the voltage of the node D. Therefore, the NMOS transistor N8 is turned on to pull



down the voltage of the node C, thereby generating the reset signal. Moreover, when the voltage of the node C is pulled down to turn off the NMOS transistor N7, the voltage of the node D more stably maintains a high level.

5        Before the power voltage  $V_{cc}$  increases, the node D maintains a low level by the NMOS transistor N9 for loading so as to turn off the NMOS transistor N8 at the early stage of the operation.

Fig. 7 is a circuit diagram illustrating a reset  
10 circuit in accordance with a second embodiment of the present invention.

As illustrated in Fig. 7, diodes D1 and D2 are used as a self pull-up bias unit 61 and a self bias unit 71, respectively. The other constitutional elements are  
15 identical to Fig. 5, and thus same reference numerals are used. The operation principle is identical to Fig. 5, and thus detailed explanations thereof are omitted.

On the other hand, in the reset circuit, generation of the reset signal may also be influenced when a temperature  
20 of the elements rises due to variations of an outside temperature. In general, when the temperature rises, a threshold voltage  $V_{tn}(-V_{tp})$  of the NMOS/PMOS transistor is changed as shown in Fig. 4. Therefore, more current is supplied to the node D by the voltage adjusting unit 30, and  
25 thus the reset signal is generated even in a low power

voltage.

In accordance with the present invention, temperature compensating circuits for compensating for variations of operation properties of transistors due to variations of a temperature can be selectively formed with the intention of the manufacturer.

Figs. 8a and 8b are circuit diagrams illustrating a third embodiment of the present invention. Temperature compensating circuits 81 and 82 are added to a voltage adjusting unit 33, so that generation of a reset signal cannot be seriously influenced by variations of a temperature.

Here, Fig. 8a is a circuit diagram illustrating a temperature compensating circuit area (voltage adjusting unit). The other constitutional elements are identical to Fig. 5 or 7.

For convenience's sake, the voltage adjusting unit 33 includes at least one or more PMOS transistors P10 and P11 connected in parallel between a power voltage terminal Vcc and a node D.

A temperature compensating unit 80 minimizes variations of current supplied to the node D by the voltage adjusting unit 33 due to variations of the temperature, by changing the gate voltages of the PMOS transistors P10 and P11 according to variations of the temperature. That is,

when the temperature rises and threshold voltages  $V_{tp}$  of the PMOS transistors P10 and P11 increase, as shown in Fig. 8b, the output voltages from the temperature compensating circuits 81 and 82 are heightened to increase the gate  
5 voltages of the PMOS transistors P10 and P11.

Referring to Fig. 8a, in order to more micro-adjust the temperature by changing parameters, the plurality of PMOS transistors P10 and P11 are connected in parallel between the power voltage terminal  $V_{cc}$  and the node D in the  
10 voltage adjusting unit 33, and the plurality of temperature compensating circuits 81 and 82 are formed in the temperature compensating unit 80 to correspond to the PMOS transistors P10 and P11.

Fig. 9 is a circuit diagram illustrating the  
15 temperature compensating circuit 81 in accordance with the present invention.

The temperature compensating circuits 81 and 82 have the same structure, and thus one of them will now be explained.

20 In this embodiment, the temperature compensating circuit 81 includes a temperature sensing voltage dropping unit 811, a voltage stabilizing unit 812 and a voltage precharge unit 813.

The temperature sensing voltage dropping unit 811  
25 variably drops the power voltage  $V_{cc}$  according to variations

of the temperature, and outputs the power voltage  $V_{cc}$  to a node E. The temperature sensing voltage dropping unit 811 includes NMOS transistors N11 and N12 which are connected in series between the power voltage terminal  $V_{cc}$  and the node E, and which have gate and drain terminals commonly connected.

The voltage stabilizing unit 812 allows the node E to stably have the ground voltage  $V_{SS}$  level at the early stage of the operation. The voltage stabilizing unit 812 includes an NMOS transistor N13 having its drain and source terminals commonly grounded and its gate terminal connected to the node E.

When the power voltage  $V_{cc}$  is reduced in precharge and the gate voltage of the PMOS transistor P10 is identical to the ground voltage  $V_{SS}$ , the voltage precharge unit 813 pulls down the node E. The voltage precharge unit 813 includes a PMOS transistor P13 which is connected between the node E and the ground voltage  $V_{SS}$ , and which has its gate terminal connected to the power voltage  $V_{cc}$ .

At the early stage of the operation, the node E is stabilized to the ground voltage  $V_{SS}$  by the voltage stabilizing unit 812. When the power voltage  $V_{cc}$  increases, the temperature sensing voltage dropping unit 811 reduces the power voltage  $V_{cc}$  by  $2V_{tn}$  and outputs the power voltage  $V_{cc}$ . However, when the temperature rises, as shown in Fig. 4, the threshold voltage  $V_{tp}$  of the PMOS transistor P10

increases, and thus less current is supplied to the node D by the voltage adjusting unit 33.

Here, the threshold voltages  $V_{tn}$  of the NMOS transistors N11 and N12 of the temperature sensing voltage dropping unit 811 decrease due to rise of the temperature, and thus the voltage of the node E, namely the gate voltage of the PMOS transistor P10 increases. That is, when the threshold voltage  $V_{tp}$  of the PMOS transistor P10 of the voltage adjusting unit 33 is heightened due to rise of the temperature, the temperature compensating circuit 81 increases the gate voltage thereof, thereby compensating for property variations of the voltage adjusting unit 33 due to rise of the temperature.

Accordingly, influences of the variations of the temperature on the voltage of the node D are minimized, to stably output the reset signal.

Fig. 10a is a circuit diagram illustrating a temperature compensating circuit area (voltage adjusting unit) of a reset circuit in accordance with a fourth embodiment of the present invention. The other constitutional elements are the same as Fig. 5 or 7.

Differently from Fig. 8a, a voltage adjusting unit 34 includes at least one or more NMOS transistors N14 and N15 connected in parallel between a power voltage terminal  $V_{cc}$  and a node D.

When a temperature rises, threshold voltages  $V_{tn}$  of the NMOS transistors N14 and N15 decrease. Therefore, more current is supplied to the node D by the voltage adjusting unit 34 even in a low power voltage, and thus the reset  
5 signal is generated in the low power voltage.

In this case, as shown in Fig. 10b, an output voltage from a temperature compensating circuit 91 is lowered and supplied to the gate terminals of the NMOS transistors N14 and N15.

10 In Fig. 10a, in order to micro-adjust the temperature by changing parameters, a plurality of temperature compensating circuits 91 and 92 are formed in a temperature compensating unit 90 to correspond to the NMOS transistors N14 and N15 connected in parallel.

15 Fig. 11 is a circuit diagram illustrating the temperature compensating circuit 91 in accordance with the present invention.

The temperature compensating circuit 91 composes the temperature sensing voltage dropping unit 811 of Fig. 9 by  
20 using PMOS transistors P14 and P15. The other constitutional elements are identical to Fig. 9. That is, in a temperature sensing voltage dropping unit 911, the PMOS transistors P14 and P15 having their gate and drain terminals commonly connected are connected in series between a power voltage  
25 terminal  $V_{cc}$  and a node F.

Here, when a temperature rises and a threshold voltage  $V_{tn}$  of the NMOS transistor N14 decreases as shown in Fig. 4, more current is supplied to the node D by the voltage adjusting unit 34.

5           However, threshold voltages  $V_{tp}$  of the PMOS transistors P14 and P15 of the temperature sensing voltage dropping unit 911 are heightened due to rise of the temperature, to reduce the voltage of the node E, namely the gate voltage of the NMOS transistor N14. Accordingly, when  
10 the threshold voltage  $V_{tn}$  of the NMOS transistor N14 of the voltage adjusting unit 34 is reduced due to rise of the temperature, the temperature compensating circuit 91 decreases the output voltage, thereby compensating for property variations of the elements due to rise of the  
15 temperature.

As discussed earlier, in accordance with the present invention, the reset circuit stably generates the reset signal only when the power voltage reaches the predetermined level, regardless of the power-up slope.

20           Furthermore, the reset circuit includes the temperature compensating circuits to minimize instability of generation of the reset signal due to variations of the operation properties of the constitutional elements by variations of the outside temperature, thereby stably  
25 generating the reset signal.

As the present invention may be embodied in several forms without departing from the spirit or essential characteristics thereof, it should also be understood that the above-described embodiments are not limited by any of  
5 the details of the foregoing description, unless otherwise specified, but rather should be construed broadly within its spirit and scope as defined in the appended claims, and therefore all changes and modifications that fall within the metes and bounds of the claims, or equivalences of such  
10 metes and bounds are therefore intended to be embraced by the appended claims.